Post a job offer
 
Date
  • Any
  •  
    Last 24 hours
  •  
    Last 3 days
  •  
    Last 7 days
  •  
    Last 30 days
Search by
  • All fields
  •  
    Title only
Company
  • Any company
  •  
Source
  • Any
  •  
    Job boards
  •  
    Staffing
  •  
    Companies
Radius
  • Default
  •  
    Exact location
  •  
    5 km
  •  
    15 km
  •  
    25 km
  •  
    50 km
  •  
    100 km
Clear filters
    1 102 jobs - Page 1 of 15 (0.36 seconds)
    Did you know? neuvoo provides you with the broadest job selection in India.
    Here at neuvoo, we always aim to provide our users with the broadest selection of unique content. It is thanks to our talented staff, who is hard at work, constantly indexing new job offers, that we have been able to grow into the largest job database in the country! This is just one of the milestones we have achieved since we started, and we are still going strong, always seeking improvement and innovation in everything we do.
    Qualcomm Technologies, Inc.
    |
    Chennai, Tamil Nadu
    - 7d ago
    The team is currently seeking a technically strong engineer in RTL design, peripheral interfaces and STA... The candidate must have solid understanding of synthesis concepts and preferably he she should have...
    Maxim Integrated
    |
    Bangalore, Karnataka
    - 9d ago
    A Physical Design Place and Route Engineer will be responsible for the following. Performing netlist to... In depth knowledge and experience of netlist to GDS advanced timing SI power closure flow tool execution...
    Microchip Technology Inc.
    |
    Karnataka
    - 7d ago
    Job Description. Microchip MCU16 Design team in Bangalore is looking for a Principal Engineer who has in... Hands on expertise in Synthesis flow and methodology. Hands on expertise in Timing closure flow...
    Wolverine World Wide, Inc.
    |
    Hyderabad, Telangana
    - 3d ago
    Taking design from RTL to GDSII. Owning and driving few aspects of design like synthesis, DFT , timing... Leading a timing signoff team to take a design from RTL to GDSII. Hands on ownership of one or more...
    MediaTek
    |
    Bangalore, Karnataka
    - 6d ago
    G modem architecture and digital circuit design 2. Whole chip clock, test, and reset plan. 3. Low power digital design 4. SoC chip integration from RTL to gate level including timing closure...
    NVIDIA Corporation
    |
    Bangalore, Karnataka
    - 4d ago
    ASIC ENGINEERASIC ENGINEER. 1901373. In this role you will work on the design and verification of low... and deliver a fully verified, synthesis timing clean design. You will also be required to support...
    Marvell
    |
    Bangalore, Karnataka
    - 11d ago
    Description. Responsibility. RTL Integration, Synthesis and Timing closure on 28nm 16nm Future sub... Work on 28nm 16nm sub micron Technologies. Co work with RTL and DFT engineers, prepare develop SoC Top...
    GlobalFoundries
    |
    Bangalore, Karnataka
    - 14d ago
    Interact with design team with purpose to solve problems and propose physical design engineering ideas... Coordinate all timing budgeting required for physical design task. Develop bottoms up elements for chip...
    Texas Instruments
    |
    India
    - 16h ago
    Able to own all portfolios of digital physical design (synthesis, PnR, timing, reliability analysis... Interacting with Product Engineering to characterize Silicon and transfer integrated circuits from...
    Sanmina Corporation
    |
    Chennai, Tamil Nadu
    - 10h ago
    RTL implementation in Verilog System verilog,Synthesis,P&R ,Timing closure. Performance analysis of... Work with system and hardware engineers to port tests to DVT and Test Engineering. Establish...
    Broadcom Ltd
    |
    Bangalore, Karnataka
    - 2d ago
    Description. ASIC Layout Design Engineer. Oversees definition, design, verification, and documentation... Evaluates all aspects of the process flow from high level design to synthesis, place and route, and...
    Juniper Networks, Inc.
    |
    Bangalore, Karnataka
    - 13d ago
    . Need to run lint CDC synthesis in the design. 3. Need to work with physical design engineer to close timing of the design. Minimum Qualifications. MTech Besch from premier institute with 1 3...
    Synopsys
    |
    Bangalore, Karnataka
    - 2d ago
    Looking for a R&D engineer in Synplify mapper R&D team in Bangalore for the following role and with the... logic and timing optimization steps of the FPGA logic synthesis software. The person is expected toGiven...