Description
Xilinx is now part of Advanced Micro Devices (AMD).
At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies ' building blocks for gaming, immersive platforms, and the data center.
Developing great technology takes more than talent : it takes amazing people who understand collaboration, respect, and who will go the 'extra mile' to achieve unthinkable results.
It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.
If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
AMD is looking for a talented, self-driven and motivated Design Engineer to be part of the Vitis Library and Application Development team.
As a member of this team, you will drive, design & architect, develop large scale libraries and applications using Vitis tool flow.
As a FPGA developer, you will work on the Library Acceleration using FPGA technology.
You’ll work in the application of FPGA technologies to large scale deployments in a continuous effort to deliver a world-class customer experience.
We are looking for an individual who can work with architects, HW / SW developers and can quickly ramp up to solve pressing issues.
This is a fast-paced, intellectually challenging position, and you’ll work with thought-leaders in multiple technology areas.
You’ll have relentlessly high standards for yourself and everyone you work with, and you’ll be constantly looking for ways to improve library products performance, quality and TCO.
This role involves deep, hands-on technical work in a small, collaborative environment.
Design FPGA based acceleration using HLS / Verilog / VHDL
Develop system level specification and architecture
Develop system level register specification and programming model
Develop module level specification and micro-architecture
Perform Floor planning, Physical optimization, Static Timing analysis, and timing closure
Debug, root cause analysis & troubleshooting of complex FPGA design at full system level in the Alveo or custom platform
Preferred Qualification :
A minimum of Bachelors in EE / ECE with 5+ years of relevant work experience.
Strong programming experience in C / C++ is required.
Experience in building fpga based systems using hls / c++ / opencl / verilog / system verilog
Experience in running, debugging and profiling programs on real HW board (embedded debug) is a big advantage.
great design, problem solving, and data analysis skills, with demonstrated passion for quality, performance, and engineering excellence
Experience in doing performance profiling of application, functional and memory debugging is required.
Must have basic experience in of the scripting language like shell script, perl or python.
Must have experience in Linux based development and debug.
General awareness of ASIC or FPGA design flow including synthesis, place and route is a big advantage.
Be able to excel in team environment.
Demonstrated ability to identified technical problem, propose viable solutions, and apply technical solutions.
experience in running latest xilinx / intel fpga tools is a bigplus
hands on with lab fpga debug tools (jtag,signaltap / chipscope / logicanalyzer) is a bigplus
knowledgeable in one or more industry standard interfaces such as amba axi, altera avalon, pcie, hbm, and ddr4 is preferred
thorough understanding of digital logic design concepts, and multiple clock domain designs
good understanding of x86 architecture and dma concepts
good communication skills 
