Dear Connections,Roles & Responsibility : -Should execute block level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis / closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs.
Schematic (LVS) checks, Antenna checks.
Â Physical Design Implementation on advanced technology nodes like 28nm, 20nm for block level implementation.
Good understanding on low power concepts.
Good understanding on top level physical design, partitioning and timing constraints, IR Drop.Candidate should be from semiconductor / 'ASIC industryExcellent knowledge on GDS To Netlift Skills : - Semiconductors, Application Specific Integrated Circuit (ASIC), Synopsys, Floor Planning, GDS and NETlift
Thank you for reporting this job!
Your feedback will help us improve the quality of our services.