1. Develop IP / SOC verification strategies according to chip design specifications.
2. Analyze verification requirements, build a SOC / IP verification environment, add test cases, and converge coverage.
3. Responsible for RTL level simulation and netlist simulation.
4. Cooperate with design, FW, and FPGA to locate problems.
5. Output verification report, function coverage report, code coverage report.