STA
Eximius
Hyderabad
11h ago

Job Overview :

  • Full chip and block level timing closure throughout entire design process (RTL, Synthesis, Place and Route and STA Signoff)
  • Develop, enhance and maintain all STA flows and methodology for multiple designs and across different technologies
  • Generate STA constraints for both full chip and block level
  • Report this job
    checkmark

    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    Apply
    My Email
    By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
    Continue
    Application form