SOC Verification Lead Job Description We are looking for strong senior leads to join us to define next generator Validation Strategy and Innovation in flows.
As a Validation lead, candidate will be responsible for defining strategy and quality for pre-silicon validation, should be working with the team for improvements required in the validation methodology, review and sign off of Validation Architecture Spec, Global Validation Plan, test plan, corrective & preventive action plans.
Validation lead will be responsible for working with overall team across different phase of programs starting from TR & early enablement of validation environment, reviews, milestone & TI sign off.
As a technical leader on Validation, candidate will drive Innovation and changes required in Validation to incorporate ML / AI based strategic initiatives to improve quality and efficiency.
Candidate will be the focal point across organizational partnerships in Architecture, Design, System software developers and Validation teams within Intel across different sites.
The person should have broad understanding of multiple system areas (like memory controller, Power management, PCIe, USB / TCSS, Serial IO, Graphics, media, audio and other modules of varying complexity) and has excellent written and verbal communication to communicate the technical details with the validation engineers and project status, next steps, and needs with program leads and upper management.
Candidates must have the following o Proven expertise in Silicon Product development and leading Design / Verification / Validation teams.
o Extensive experience in creating verification environment from scratch for IP / Subsystem / SoC Pre si Verification. o Expertise in validating complex IPs from different sources.
o In depth knowledge of system Verilog and verification methodologies like OVM, UVM is a must have. o Experience in leading pre si verification team on multiple projects, sound understanding of functional test strategies, directed, random, stress test generation, debug flows, scenario validation is a strong requirement.
o Ability to work as an individual and as part of high performing team to deliver product starting from creation of spec, verification infrastructure and execution strategy and delivering product is a strong requirement.
o Experience in silicon bring up, debug in the lab. Qualifications BS or MS degree in Electrical Engineering or related field of study with a minimum of 15 years of relevant experience in SoC / IP / System verification / validation.
Candidate should have proven track record of successfully validating end to end & delivering multiple products.