Sventl - DFT Engineer - LBIST/MBIST (4-10 yrs) Hyderabad (Semiconductor/VLSI/EDA)
Hyderabad, India
6d ago
source :

SVENTL INDIA is hiring for DFT Engineers

DFT engineer with good analysing capabilities with the below :

Skills : Scan insertion & ATPG - Pattern Simulation with and without timing annotation and debugging simulation mismatches (Cadence Incisive).

  • Familiarity with WGL / TDL file formats.
  • Good skills in Scan compression techniques and Logic BIST.
  • Exposure to Memory BIST insertion tools (Preferably Logic Vision MBIST).
  • Good experience in Boundary Scan, JTAG concepts, Core testing using P1500.
  • Should have basic understanding of Tester requirements.
  • Should be good at doing synthesis and timing (RC and PT / Tempus).
  • Knowledge of formal verification using LEC.
  • Exposure to SoC level DFT will be a plus.
  • Experience on low power DFT is an added advantage.
  • Apply
    Add to favorites
    Remove from favorites
    My Email
    By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
    Application form