Sr. Silicon Design Engineer (146664).
AMD
Bangalore, Karnataka, IN
1d ago

What you do at AMD changes everything

At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies building blocks for gaming, immersive platforms, and the data center.

Developing great technology takes more than talent : it takes amazing people who understand collaboration, respect, and who will go the extra mile to achieve unthinkable results.

It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.

If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.

Key Responsibilities :

  • Responsible for working in pre-silicon verification for full chip, blocks, multi-chip and system-level verification
  • Emulation
  • Specifying design verification plan at soc level / IP level
  • Specifying or reviewing verification plans for complex blocks within the ASIC
  • Responsible for developing complex verification environment using the latest coverage / assertions based verification design methodology, which includes : self-checking, reusable, automated verification environment : both at full-chip & block level Constrained random generators and reference models
  • Carve out the scope and work hands-on on functional verification
  • Leading and Driving the task delivery
  • Guide / mentor junior members on the team
  • Work with internal / external stakholders to drive company-wide solutions
  • Job Requirements and Skills :

  • B.E / B.Tech / M.E / M.Tech in Electrical / Electronics Engineering
  • Minimum 16+ years of experience in ASIC Design Verification
  • Should have strong design verification (SOC and / or IP level)
  • Experience Emulation
  • Must have excellent knowledge of ASIC Design Flow and SOC architecture
  • Experience in developing complex testbench / model in verilog, System verilog or SystemC
  • Experience with coverage-based verification methodology
  • Experience in writing testplans and testcases
  • Excellent debug skills in functional simulations are must.
  • Experience in random test generation, coverage analysis, failure debug
  • Experience in low power concepts / verification (NLP / UPF) and emulation is good-to-have
  • Strong Verilog, SystemVerilog, PLI interface, C / C++, Perl / shell scripts programming skills
  • Must have very strong communication skills and the ability / desire to foster a team / global environment.
  • Report this job
    checkmark

    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    Apply
    My Email
    By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
    Continue
    Application form