Sr. Design Engineer
NXP Semiconductors
Noida
3d ago

Sr. Design Engineer - SoC Verification

  • Noida
  • NXP Semiconductors enables secure connections and infrastructure for a smarter world, advancing solutions that make lives easier, better and safer.

    As the world leader in secure connectivity solutions for embedded applications, we are driving innovation in the secure connected vehicle, end-

    to-end security & privacy and smart connected solutions markets.

    BTech / MTech plus 2-5 years’ experience in Semiconductor industry. In depth experience in functional verification and / or SoC integration is required.

    Experience with various emulation / accelerator methods and use-case environments is an additional benefit.

    Expectations include :

  • Verification planning;
  • Verification test bench development and implementation;
  • Development of verification test bench components such as drivers, monitors, response checkers as well as use most advanced UVM VIPs;
  • Development of direct and constrained-random stimulus;
  • Understands and analyzes RTL code, functional, assertion coverage results;
  • Understands Develop functional coverage;
  • Understands and develops system Verilog assertions;
  • Understands and implements formal verification methods;
  • Strong skills in debug, failure re-creation and root cause analysis
  • Applicant should have efficient debugging and logic skills. Familiarity with major simulation and debug tool vendors is a plus.
  • Key Skills

    C / C++ / Assembly Language Programming skills in ARM A / R / M CoreNIC / FlexNOC interconnect with Cache coherency ,DDR3 / LPDDR4 / Flash memory subsystem architecture knowledgeCommunication Protocols like LIN, CAN, FlexRay Graphics / Multimedia / Networking IPs like PCIe, MIPI, GPU, H.

    264, Ethernet, USB, ITU T.656, DSP, Image / Computer Vision, RADAR processingAMBA, ACE, AXI bus protocolsVHDL / Verilog / System VerilogOVM / UVM, Class based verification methodologiesFormal verification methodologies, AVIPTest pattern debugging and testing for verification and automatic testersLow Power intent verification using CPF, UPFScripting -

    PERL, Python, UNIX / LINUXFPGA / Emulation / Prototyping using HAPS / Palladium / Zebu would be an additional advantagePower management understandingFunctional, Code Coverage methodologies

    Apply
    Add to favorites
    Remove from favorites
    Apply
    My Email
    By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
    Continue
    Application form