Lead Design Engineer
Cadence Design Systems, Inc
30d ago

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We looking for Analog Design engineers with experience in SerDes PHY design. The SerDes protocols of interest are : USB2, DPHY, MPHY, PCIe, USB3.

I am looking for people who can lead either IP level analog design or sub block level analog design so look for individual contributors between 2 to 15 yrs of exp

We’re doing work that matters. Help us solve what others can’t.

My Email
By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
Application form