Dft Sr Lead manager sr Engineer
Access Automation Private Limited
Bengaluru Bangalore
3d ago
source : IndianFresher

Candidate must have handled scan insertion, pattern generation amp; simulations timing sims , debug, handled different ATPG tools and flows, understand scan compression flows Should understand controllability and observability concepts, should understand why DFT coverage is important and how to improve coverage Ideal candidate should have done DFT architecture and planning for a full chip, by himself Usage of functional test patterns to improve test coverage, analog blocks test exposure not necessary .

  • Education : B e b tech,m e m tech ms
  • Step 2
    Add to favorites
    Remove from favorites
    My Email
    By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
    Application form