ASIC Design Verification Engineer
ALTEN Calsoft Labs
Bengaluru , IN
3d ago

Roles & Responsibilities :

  • 4 + years of experience in IP / SOC level verification targeting development of System Verilog-UVM based test benches.
  • Expertise in verifying complex designs from system as well as block level, through design flow. Exposure to LPDDR3, LPDDR4, DDR3, DDR4 protocols & related controller / PHY designs stands highly desirable.
  • Apply
    Add to favorites
    Remove from favorites
    My Email
    By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
    Application form