Physical Verification Engineer - Layout/Tapeouts (5-8 Yrs) Bangalore (Semiconductor/Vlsi/Eda)
Infinity Hr Consulting Services
Karnataka, India
6d ago
source : Findojobs

Super Critical Opening for Bangalore based Semiconductor Organization Job Location : Bangalore Job Title : Physical Verification,Layout Job -

Sound knowledge in physical design verification (pdv) and physical design(pd) - Involved in multiple tapeouts in 28nm and below.

  • Hands on experience in physical design verification(pdv) at chip level - various checks like LVS,DRC,DFM,LITHO etc - Familiar with the foundry design rules runsets etc.
  • Good knowledge in circuit layouts, experience in doing circuit layouts. - Knowledge in physical integration of different components at chip level.
  • Minimum 5 years experience with at least one year working on 20nm and below. Interested Candidate please share your Profile. (ref :
  • Apply
    Add to favorites
    Remove from favorites
    My Email
    By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
    Application form