JP - Physical Design Engineer - Bangalore / Hyderabad
ArGee Consultancy Services
7d ago

Job description :

•Independent planning and execution of Netlist-to-GDSII.

•Full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification.

•Should have good exposure to high frequency design convergence and exposure to physical design methodology.

•3+ years of experience in IC design Experience in leading block level or chip level Timing closure & Physical Design activities.

Work independently in the areas of RTL to GDSII implementation.

•Ability to collaborate and resolve issues wrt constraints validation, verification, STA, Physical design, etc.

•Knowledge of low power flow (power gating, multi-VT flow, power supply management etc.).

•Circuit level comprehension of time critical paths in the design. Tcl / Perl scripting.

•Willing to handle technical deliveries with a small team of engineers.

•Well versed with the level timing closure (STA), timing closure methodologies, ECO generation and predictable convergence.

•Well versed with parasitic extraction, LVS / DRC and other Physical verification checks.

•Should be able to provide clear directions to the team wrt PNR issues.

•Drive methodology with help of local and external CAD / EDA teams for faster design convergence.

•Well aware of place and route methodologies and hands on experience with timing convergence.

•Qualification : Strong problem-solving skills and teamwork, Self-motivated, excellent verbal and written communication.

Understanding of deep sub-micron design problems and solutions (leakage power, signal integrity, DFM etc.)

Add to favorites
Remove from favorites
My Email
By clicking on "Continue", I give neuvoo consent to process my data and to send me email alerts, as detailed in neuvoo's Privacy Policy . I may withdraw my consent or unsubscribe at any time.
Application form